Regviz

Espressif Systems /ESP32 /DPORT /PRO_CACHE_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PRO_CACHE_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/DPORT/PRO_CACHE_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PRO_CACHE_MODE)PRO_CACHE_MODE 0 (PRO_CACHE_ENABLE)PRO_CACHE_ENABLE 0 (PRO_CACHE_FLUSH_ENA)PRO_CACHE_FLUSH_ENA 0 (PRO_CACHE_FLUSH_DONE)PRO_CACHE_FLUSH_DONE 0 (PRO_CACHE_LOCK_0_EN)PRO_CACHE_LOCK_0_EN 0 (PRO_CACHE_LOCK_1_EN)PRO_CACHE_LOCK_1_EN 0 (PRO_CACHE_LOCK_2_EN)PRO_CACHE_LOCK_2_EN 0 (PRO_CACHE_LOCK_3_EN)PRO_CACHE_LOCK_3_EN 0 (PRO_SINGLE_IRAM_ENA)PRO_SINGLE_IRAM_ENA 0 (PRO_DRAM_SPLIT)PRO_DRAM_SPLIT 0 (PRO_AHB_SPI_REQ)PRO_AHB_SPI_REQ 0 (PRO_SLAVE_REQ)PRO_SLAVE_REQ 0 (AHB_SPI_REQ)AHB_SPI_REQ 0 (SLAVE_REQ)SLAVE_REQ 0 (PRO_DRAM_HL)PRO_DRAM_HL

Fields

PRO_CACHE_MODE
PRO_CACHE_ENABLE
PRO_CACHE_FLUSH_ENA
PRO_CACHE_FLUSH_DONE
PRO_CACHE_LOCK_0_EN
PRO_CACHE_LOCK_1_EN
PRO_CACHE_LOCK_2_EN
PRO_CACHE_LOCK_3_EN
PRO_SINGLE_IRAM_ENA
PRO_DRAM_SPLIT
PRO_AHB_SPI_REQ
PRO_SLAVE_REQ
AHB_SPI_REQ
SLAVE_REQ
PRO_DRAM_HL

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data